

EP 0 012 010 A1




FIG. 17

2

The present invention relates to integrated circuit air bridge structures and methods of fabricating such structures which are hermetically sealed so as to protect the integrated circuits and any components, such as interconnecting conductors air bridges, inductors or capacitors, against damage or contamination from outside the device.

However, traditional air bridge manufacturing techniques and structures have several disadvantages. The length of an air bridge is often limited by flexure of metal between two vias. So, relatively long air bridges can only be manufactured by stitching together multiple lengths of short air bridges. Another problem is that circuits fabricated with air bridges cannot be passivated. In a normal process, a passivation layer is deposited on top of an integrated circuit. Typical passivation layers are silicon oxide or silicon nitride. However, for air bridge structures, the passivation layer has to be omitted otherwise the passivation layer will fill the air under the bridge and thereby increase the capacitance of the air bridge or damage the bridge itself.

An object of the present invention is to provide improved integrated circuit air bridge structures which may be fabricated at the substrate level and which are passivated in the course of fabrication thereby avoiding the need for ceramic packaging or encapsulation, without materially increasing the volume occupied by the integrated circuit and any components, and to provide improved integrated circuit air bridge structures having air bridges or other components made up of conductive elements (e.g., inductors or capacitors), wherein sufficient spacing is provided between the air bridges of the components and the active integrated circuit so as to reduce the effect of parasitic capacitance between the conductive elements and the circuits and adversely affecting the high frequency response of these circuits.

bonded substrate structures. The invention provides an air bridge structure on a semiconductor substrate or a device substrate. The device or semiconductor substrate may have one or more integrated circuits or semiconductor devices formed thereon. The air bridge structure comprises an elongated metal conductor that is encased in a dielectric sheath. At least a portion of the sheath is exposed to ambient atmosphere. In one embodiment, the entire sheath is exposed to atmosphere. However, other embodiments expose a substantial portion of the sheath to ambient atmosphere in order to reduce the dielectric coupling between the sheath and the semiconductor substrate. In a typical construction, the encased conductor crosses a cavity in the substrate. The encased conductor is supported in its transit across the cavity by posts that extend from the lower surface of the cavity. The support posts comprise dielectric material, substrate material, or both.

Particular embodiments of the invention include a cavity formed in the substrate and/or in the dielectric layer on the substrate. The enclosed conductors extend across the cavity and enter and exit the dielectric layer overlying the cavity.

Bonded substrate structures are used to form inductors. In one embodiment, elongated conductors are encased in a dielectric layer that is disposed over a device substrate region located between isolating

dielectric material, e.g., silicon dioxide, is deposited. A layer of metal 109 is deposited and etched to form the conductors 106 over trenches 101. Another oxide layer 108 covers the metal. The structure of Figure 14 is then masked and etched to provide the separated posts 116, 114, 112 of Figure 15. The air between the separated posts reduces the capacitance between the conductors 106. So, the air bridge structure formed by the process of Figures 11-15 uses trench techniques compatible with customary bonded substrate processing. The air bridge structure is thus formed at the level of the device substrate 110 and is readily interconnected with circuits in the device substrate 110 by customary metallization and interconnect techniques.

Referring to Figures 16 and 17 there is shown a device substrate 200 which is bonded to a handle substrate 202 via oxide bond layer 216. In device substrate 200 integrated circuits (not shown) and air bridge structures are formed. The device substrate contains an inductor coil 204 suspended over the interfacing surfaces 207 of the device substrate 200 and handle substrate 202 and separated therefrom by a space or void 205 which may be void except for posts 208.

The coil 204 provides the inductor and may be of the square spiral shape shown in Figure 17. The center and end contacts 210 and 212 to the ends of the coil 204 do not appear in Figure 16. These contacts are of metal just like the coil turns and may extend along posts 208 to the active integrated circuits in the device substrate 200 in a manner similar to connections from the coils and the embodiments of the invention heretofore described.

The coil 204 is an air bridge conductive element. The bridge and support for the element 204 is provided by a layer of dielectric material 205 having an extent beyond the outer periphery of the conductors of the coil 204. This bridge is also supported on the posts 208.

Device substrate 200 has a bottom oxide layer 216. Oxide layer 216 bonds the device substrate 200 to the handle substrate 202. Another trench in a center post 208 may be filled with polysilicon in which case a pair of voids 206A and 206B may be formed in the substrate 200.

The device substrate 200 is fabricated in process steps shown in Figures 18, 19 and 20. A device substrate 200 has a silicon substrate 220 covered with a layer of oxide 206 or other suitable dielectric that encases conductor coil 204. The coil 204 may be provided in a trench and then covered so as to form the layer of dielectric, insulating material 205. As an alternative, the coil 204 may be formed by depositing a metal layer on a dielectric layer, patterning the metal layer, and depositing a further layer of dielectric on the patterned metal layer.

As shown in Figure 19 the device substrate is patterned to form trenches 108. The trenches are opened, coated with a thermal oxide 107 and filled with undoped polysilicon 108. The bond layer 216 joins the handle substrate 202 (not shown) to the device substrate 220.

5

BEST AVAILABLE COPY

g

pages 184-187. The void space 58A is aligned with the conductive element of the air bridge structure 42 and is operative to reduce parasitic capacitances in the device. Removing silicon not only reduces capacitance but also reduces parasitic image current induced in the silicon by currents flowing in a conductor above the silicon. Such induced current is reduced by the voids that space the conductors from the silicon. The devices are fabricated at the substrate level and then separated into dice having one or more active integrated circuits using scribes or trenches of the type conventionally used for die separation.

Conductive elements may be incorporated in the devices at the integrated circuit level. An elongated conductor is formed over the dielectric layer and is encased in dielectric material. Then, portions of the substrate or the dielectric layer, or both, are removed to expose the encased elongated conductor to air. The method contemplates using sacrificial materials located between the encased conductor in the substrate. Removing the sacrificial material forms an air bridge cavity. The methods of the invention also include removing portions of the substrate in order to form the air bridge cavity. In a bonded substrate structure, a device substrate is bonded to a handle substrate, typically with an oxide bonding layer. Trench isolation is a common step used in the formation of devices and bonded substrates. The air bridge of the invention is compatible with the trench forming steps that are typically used in bonded substrates. In one bonded substrate embodiment, trenches are formed down to the oxide bonding layer. The trenches are coated with a dielectric, filled, and planarized. The dielectric layer covers the planarized trenches and elongated conductors are patterned on the dielectric layer over the air bridge trenches. Another dielectric layer covers the patterned conductors in order to encase them in a dielectric. Then the substrate is further patterned and etched to remove material from between the filled air bridge trenches. The final structure provides air bridge conductors encased in a dielectric that is spaced from the bonding oxide layer.

Claims

1. An air bridge structure in a semiconductor substrate having one or more integrated circuits or semiconductor devices therein comprising an elongated metal conductor having a dielectric coating around at least a portion of the length of said conductor, said sheath being exposed to ambient atmosphere.
2. An air bridge structure as claimed in claim 1 wherein the dielectric coating comprises a dielectric selected from the group consisting of silicon dioxide, silicon nitride, and aluminum oxide, and the conductor comprises aluminum.
3. An air bridge structure as claimed in claims 1 or 2,

3. An air abridge structure as claimed in claims 1 or 2.

3. An air abridge structure as claimed in claims 1 or 2.

9

EP 0 812 016 A1


10

characterized by a support extending from a surface of the semiconductor substrate to the outer surface of the sheath for supporting the conductor.

4. An air bridge structure as claimed in claim 3 wherein the support comprises semiconductor material.
5. An air bridge structure as claimed in any one of claims 1 to 4 wherein a majority of the entire outer surface area of a portion of the sheath is exposed to ambient atmosphere.
6. An air bridge structure as claimed in claim 5 wherein the conductor is disposed opposite a cavity in the semiconductor substrate.
7. An air bridge as claimed in claim 6 wherein said conductor is formed into a spiral of adjacent turns to create an inductor, and the dielectric coating comprises a dielectric layer and an inductor is formed in the dielectric layer over a cavity in the semiconductor substrate.
8. An air bridge as claimed in claim 7 characterized in that at least a second inductor spaced from the first inductor by a core cavity, said core cavity is filled with ferromagnetic material.
9. An air bridge structure comprising:
 - a bonded substrate structure comprising a device substrate having an upper and lower surface with one or more semiconductor devices or integrated circuits formed in said device substrate, a handle substrate, and a bonding layer for bonding the lower surface of the device substrate to the handle substrate;
 - a cavity in said device substrate extending from the upper surface of the device substrate to the bonding layer;
 - a post comprising an elongated strip of dielectric material extending from the bonding layer to about the upper surface of the device substrate;
 - a conductor encased in said elongated strip.
10. An air bridge structure as claimed in claim 9 wherein the post further comprises an elongated region of polysilicon disposed between the conductor and the bonding layer.
11. A method for forming an air bridge conductor comprising the steps of:
 - depositing a dielectric layer over a semiconductor substrate;
 - forming an elongated conductor over the substrate;

encasing the elongated conductor in a dielectric sheath;
 removing a portion of one or more layers proximate the sheathed conductor to form an air bridge conductor.

12. A method as claimed in claim 11 wherein the portions removed comprise portions of the first dielectric layer, and additional portions removed comprise portions of the semiconductor substrate.
13. A method as claimed in claims 11 or 12 characterized by the step of depositing a sacrificial layer between the encased conductor and the semiconductor substrate and removing a portion of the sacrificial layer to form an air bridge cavity.
14. A method for forming an air bridge comprising the steps of:
 - bonding a device substrate to a handle substrate using an oxide bonding layer;
 - forming a plurality of trenches in the device substrate and extending to the oxide bonding layer;
 - coating the trenches with a first dielectric layer;
 - filling and planarizing the trenches to the level of the device substrate;
 - depositing a second dielectric layer over the planarized device substrate;
 - depositing a metal layer on the second dielectric layer;
 - patternning the metal layer to form conductors over the filled trenches;
 - covering the conductors with a third layer of dielectric;
 - selectively removing the dielectric material and the device substrate material from regions between the filled trenches to form air bridge conductors spaced from the bonding layer, encased in dielectric and laterally separated by ambient atmosphere.
15. A method as claimed in claim 14 characterized by the step of filling the coated trenches with polysilicon before planarizing.
16. A method as claimed in claims 14 or 15 characterized by forming first and second air bridge cavities with a single conductors extending in a spiral path across each cavity and encased in dielectric;
 - forming a third cavity between the first and second air bridge cavities;
 - filling the third cavity with ferromagnetic material.



EP 0 812 016 A1

BEST AVAILABLE COPY




FIG. 1




FIG. 2




FIG. 3




FIG. 4

EP 0 812 016 A1

BEST AVAILABLE COPY




FIG. 5




FIG. 6




FIG. 7

EP 0 812 015 A1




FIG. 8




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10A




FIG. 10B

EP 0 812 016 A1




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

EP 0 612 016 A1




FIG. 16




FIG. 17

EP 0 612 016 A1




FIG. 18




FIG. 19




FIG. 20




FIG. 21

EP 0 012 016 A1




FIG. 22




FIG. 23




FIG. 24

EP 0 812 016 A1




FIG. 25




FIG. 26




FIG. 27

EP 0 812 016 A1



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 10 8488

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Number of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (CPC)
X	WO 94 17558 A (UNIV CALIFORNIA) 4 August 1994	1,2,5-7	H01L23/522
Y	* page 9, line 1 - page 11, line 10; figures 1,2,6A-8 *	3,4	H01L21/768
A		9,11,12,14	H01L21/3205
Y	EP 0 843 814 A (ROCKWELL INTERNATIONAL CORP) 6 January 1982	3,4	
A	* page 4, line 26 - page 5, line 21; figures 6-9 *	9	
X	EP 0 076 935 A (HONEYWELL INC) 20 April 1983	1,2,5,6,11,12,13	
Y	* page 5, line 15 - page 7, line 5; figures 1,3,4 *	9,14	
A	* page 32, line 11 - page 35, line 18 *	13	
D, Y	JEDM, 1986, pages 184-187, XP002039418 S. SUGIYAMA ET AL.: "Micro-diaphragm Pressure Sensor" * page 184, column 2, line 37 - page 185, line 32; figure 3 *		TECHNICAL FIELD SEARCHED (Art. 17A) H01L
A	EP 0 523 450 A (SUMITOMO ELECTRIC INDUSTRIES) 20 January 1993 * page 3, column 3, line 25 - line 46; figure 1 *	7,8,16	
The present search report has been drawn up for all studies			
Place of search		Date of completion of the search	Examiner
THE HAGUE		1 September 1997	Albrecht, C
CATEGORY OF CITED DOCUMENTS			
<p>X: particularly relevant to the state of the art Y: particularly relevant to the state of the art A: relevant to the state of the art D: non-relevant to the state of the art P: (intermediate document)</p>		<p>T: drawn to principle and/or the invention B: not a patent document, but published on, or after the filing date P: document cited in the application L: document cited for other reasons A: number of the same patent family, corresponding document</p>	